Improving Power Supply Induced Jitter Simulation Accuracy

CENTER FOR

CENTER FOR

CENTER FOR

¹Chulsoon Hwang, ¹Yin Sun, ²Zhiping Yang, ³Randy Wolff, and ⁴Bob Ross

¹Missouri University od Science and Technology ²Google ³Micron ⁴Teraspeed

Acknowledgement

• Materials are reorganized and modified from the previous presentation

"Improving Power Supply Induced Jitter Simulation Accuracy for IBIS Model", IBIS Summit at IEEE Virtual Symposium on EMC+SIPI, 2020.

Power Supply Induced Jitter (PSIJ)



Limitation of IBIS Model

- The most of PSIJ is caused by the internal buffer delay rather than the last stage buffer
- Current IBIS cannot account for the delay change happened in the internal buffer



Power-Aware IBIS Model

Power-aware IBIS model considers gate modulation effect, ratio modification on Ku, Kd based on power rail voltage value

Gate Modulation Coefficients

The ST "Gate Modulation" solution is based on the introduction of two coefficients, one for the Pullup and one for the Pulldown stage, which modulate properly the IBIS standard current (I_IBIS-STD) when a bouncing noise occurs on the power and ground nodes





$$K_{sspd}\left(V_{pd}\right) = \frac{V_{pd}}{I_{sspd}\left(0\right)}$$
$$K_{sspu}\left(V_{pu}\right) = \frac{V_{pu}}{I_{sspu}\left(0\right)}$$

Source: "BIRD 98 and ST 'Gate Modulation' Convergence", IBIS Open Forum Teleconference, Jan. 27th, 2007

The ratio modification Ksspd, Ksspu on Ku, Kd is only a function of V_{pd} or V_{pu} , it cannot reflect the effect of power rail voltage noise during the propagation delay

PSIJ Mechanism



¹⁾ Y. Sun, J. Lee, and C. Hwang, "A Generalized Power Supply Induced Jitter Sensitivity Analysis Method Based on Power Supply Rejection Ratio Response" ⁶ submitted to *IEEE Trans. on Very Large Scale Integration Systems* (under review).

Ku(t) & Kd(t) Modification (An Example)

Modify Ku(t), Kd(t) as a function of <u>time averaged</u> power rail voltage Vcc(t); introduce correction coefficient B and A as a function of <u>time</u>



Coefficients Extraction

 $V_{cc max} = 1.9V, V_{cc0} = 1.8V, V_{cc min} = 1.7V$

Extraction of Au(t) and Bu(t) from Ku(t) under different Vcc

$$K_{u_{max}}(t) = K_{u0}(t) + B_u(t)(V_{cc_{max}} - V_{cc0}) + A_u(t)(V_{cc_{max}} - V_{cc0})^2$$
$$K_{u_{min}}(t) = K_{u0}(t) + B_u(t)(V_{cc_{min}} - V_{cc0}) + A_u(t)(V_{cc_{min}} - V_{cc0})^2$$

2 equations, 2 unknowns algorithm => Bu(t), Au(t)

Bd(t), Ad(t) can be obtained similarly



Model Validation – Case 1

1. Vcc 1.7/1.8/1.9V respectively





Model Validation – Case 2

2. Vcc have very low frequency noise







Model Validation – Case 3

3. Vcc have noise with frequency corresponds to propagation delay (329ps)



Vcc=1.8V+0.05*sin(2*pi*3.04e9)

Vcc=1.8V+0.05*sin(2*pi*3.04e9+pi/2)



BIRD

Key issue: how to include propagation delay min/typ/max variations

 Include a specific (and meaningful) time 0 in waveforms: [Rising Waveform] [Falling Waveforms]

- BIRD 68.1 proposed a common timing reference for all waveforms to provide accurate duty cycles but didn't state where the time reference should be set

- From Randy: we would need a way to tell the software to start the waveform tables at a specific time aligned with a time reference inside of the SPICE subcircuit. It might make it difficult for model makers to use existing model creation software.

2) Provide a list of delay values measured from a simulation: [Initial Delay] or a new keyword.